Part Number Hot Search : 
NCP1205P CAT24C LTC17601 11R683C BCX53 MIP2F1 2SD2005 168T309V
Product Description
Full Text Search
 

To Download XC25BS8051ER-G Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 XC25BS8 Series
GENERAL DESCRIPTION
ETR1506-007a
Ultra Small PLL Clock Generator ICs with Built-In Divider/Multiplier Circuits
The XC25BS8 series is an ultra small PLL clock generator IC which can generate a high multiplier output up to 4095 from an input frequency as low as 8kHz. The series includes a divider circuit, phase/frequency comparator, charge pump, and VCO so it is possible to configure a fully operational circuit with a few external components like one low-pass filter capacitor. The Input divider ratio (M) can be selected from a range of 1 to 2047, the output divider ratio (N) can be selected from a range of 1 to 4095 and they are set internally by using laser timing technologies. Output frequency (fQ0) is equal to input clock frequency (fCLKin) multiplied by N/M. Output frequency range is 1MHz to 100MHz. Reference clock from 8kHz to 36MHz can be input as the input clock. The IC stops operation and current drain is suppressed when a low level signal is input to the CE pin which greatly reduces current consumption and produces a high impedance output. The setting of the input divider ratio (M), output divider ratio (N), and charge pump current (Ip) are factory fixed semi-custom. Please advise your Torex sales representative of your particular input/output frequency and supply voltage specifications so that we can see if we will be able to support your requirements. The series is available in small SOT-26W and USP-6C.
APPLICATIONS
Clock for controlling a Imaging dot (LCD) DSC (Digital still camera) DVC (Digital video camera) PND (Car navigation system) UMPC (Ultra Mobile Personal Computer) SSD (Solid State Disk) Digital Photo Frame Microcomputer and HDD drives Cordless phones & Wireless communication equipment Various system clocks
FEATURES
Input Frequency Range Output Frequency Range Output Divider (N) Range Input Divider (M) Range Operating Voltage Range Low Power Consumption Small Packages : 8kHz ~ 36MHz (*1) : 1MHz ~ 100MHz (fQ0=fCLKin x N/M) (*1) : 1 ~ 4095 (*1) : 1 ~ 2047(*1) : 2.50V ~ 5.50V (*1) : 10A MAX. when stand-by (*2) : SOT-26W, USP-6C
*1: The series are semi-custom products. Specifications for each product are limited within the above range. The input frequency range is set within 5 of customer's designated typical frequency. Please note that setting of your some requirements may not be possible due to the specification limits of this series. *2: When the IC is in stand-by mode, the output becomes high impedance and the IC stops operation.
TYPICAL APPLICATION CIRCUIT
TYPICAL PERFORMANCE CHARACTERISTICS
PLL Output signal jitter 2 (tJ2) (synchronous to an input signal) XC25BS8001xx (610 multiplier, input 15kHz (TYP.))
*1
Input Signal
Output jitter tJ2=20(ns)
Output Signal
*1: CIN (by-pass capacitor, 0.1F) and C1 ( LPF capacitor, 0.1 F) should be connected as close as possible to the IC. Please refer to the pattern reference layout schematics on page 8 for details.
1/14
XC25BS8Series
PIN CONFIGURATION
Q0
6
VSS
5
CE
4
VDD
6
1 Q0 2 VSS 3 CE
* The dissipation pad (TAB) of the bottom view of the USP-6C package should be connected to the VSS (No. 2) pin.
LPF 5 CLKin 4
1 2 3
VDD
LPF
CLKin
SOT-26W (TOP VIEW)
USP-6C (BOTTOM VIEW)
PIN ASSIGNEMNT
PIN NUMBER SOT-26W 6 5 4 3 2 1 USP-6C 1 2 3 4 5 6 PIN NAME Q0 VSS CE CLKin LPF VDD FUNCTION Clock Output Ground Stand-by Control (*) Reference Clock Signal Input Device connection for Low Pass Filter Power Input
FUNCTION LIST
CE Q0 'H'' Signal Output 'L'' or OPEN High Impedance
*H: High level input L: Low level input stand-by mode
2/14
XC25BS8
Series
PRODUCT CLASSIFICATION
Ordering Information XC25BS8-
DESIGNATOR
(*1)
DESCRIPTION Product Number
SYMBOL 001~ MR MR-G ER ER-G
DESCRIPTION Serial number based on internal standards e.g. product number 001=001 SOT-26W SOT-26W (Halogen & Antimony free) USP-6C USP-6C (Halogen & Antimony free)
-
Packages Taping Type (*2)
(*1) (*2)
The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant. The device orientation is fixed in its embossed tape pocket. For reverse orientation, please contact your local Torex sales office or representative. (Standard orientation: R-, Reverse orientation: L-)
BLOCK DIAGRAM
VSS
Q0
Output Buffer
CE Rdn
1/N Counter VCO Charge Pump Phase Detector 1/M Counter
VDD
CLK
LPF C1
C1Low Pass Filter Ceramic Capacitor Please set as an external components between LPF Pin and VSS Recommended components (1608 Type) C10.1F ---- Taiyo yuden EMK107BJ104KA
ABSOLUTE MAXIMUM RATINGS
PARAMETER Supply Voltage CLKin Pin Input Voltage CE Pin Input Voltage Q0 Pin Output Voltage Q0 Pin Output Current Power Dissipation SOT-26W USP-6C SYMBOL VDD VCK VCE VQ0 IQ0 Pd Topr Tstg RATINGS VSS - 0.3 VSS + 7.0 VSS - 0.3 VDD + 0.3 VSS - 0.3 VDD + 0.3 VSS - 0.3 VDD + 0.3 50 250 100 -40 +85 -55 +125 V V V V
Ta=25
UNITS
mA mW mW
Operating Temperature Range Storage Temperature Range
3/14
XC25BS8Series
SELECTION GUIDE
*1: The table below introduces standard products. Please select with seeing the combination of input frequencies and multiplications. The test condition: VDD=3.3V10% *2: For other input frequency and multiplication, please ask your Torex sales contacts.
Multiplication 64 128
Input Frequency MIN 32kHz 32kHz 32kHz 32kHz 32kHz MAX 192kHz 192kHz 96kHz 48kHz 192kHz 96kHz 48kHz 192kHz 96kHz 48kHz 192kHz 96kHz 48kHz 96kHz 48kHz 96kHz 48kHz
Synchronization jitter 36ns 32ns 24ns 20ns 30ns 20ns 16ns 24ns 22ns 18ns 21ns 20ns 18ns 18ns 16ns 16ns 14ns
Synchronization jitter / Output Period () 10% 18% 14% 11% 25% 17% 14% 27% 25% 20% 36% 34% 30% 41% 36% 54% 47%
Product Series XC25BS8044 XC25BS8027 XC25BS8028 XC25BS8057 XC25BS8030 XC25BS8031 XC25BS8058 XC25BS8033 XC25BS8026 XC25BS8025 XC25BS8035 XC25BS8036 XC25BS8037 XC25BS8039 XC25BS8040 XC25BS8042 XC25BS8043
192
32kHz 32kHz 32kHz
256
32kHz 32kHz 32kHz
384
32kHz 32kHz 32kHz 32kHz 32kHz 32kHz
512 768
* Synchronization jitters are tested at fCLKIN=44.1kHz.
Multiplication 64 128 192 256 384 512 768
Input Frequency MIN 8kHz 8kHz 8kHz 8kHz 8kHz 8kHz 8kHz MAX 16kHz 16kHz 16kHz 16kHz 16kHz 16kHz 16kHz
Amount of Jitter Synchronization 160ns 140ns 110ns 100ns 96ns 52ns 48ns
Amount of Jitter Synchronization / Output Period () 8% 14% 17% 20% 29% 21% 29%
Product Series XC25BS8045 XC25BS8029 XC25BS8032 XC25BS8034 XC25BS8038 XC25BS8041 XC25BS8046
* Synchronization jitters are tested at fCLKIN=8kH.
Multiplication 1 2 3 4 5 6 7 8 9 10
Input Frequency MIN 8MHz 6MHz 2MHz 2MHz 2MHz 2MHz 2MHz 2MHz 2MHz 2MHz MAX 74MHz 37MHz 24MHz 18MHz 14MHz 12MHz 10MHz 9MHz 8MHz 7MHz
Amount of Jitter Synchronization 7ns 6ns 12ns 7ns 8ns 7ns 7ns 6ns 6ns 7ns
Amount of Jitter Synchronization / Output Period () 8% 11% 11% 8% 12% 13% 15% 14% 16% 21%
Product Series XC25BS8047 XC25BS8048 XC25BS8049 XC25BS8050 XC25BS8051 XC25BS8052 XC25BS8053 XC25BS8054 XC25BS8055 XC25BS8056
* Synchronization jitters are tested in the condition below. For the XC258047 (1 Multiplication), fCLKIN =12MHz. Except above, fCLKIN=3MHz is used. For the XC258048(2 Multiplication), fCLKIN= 8MHz
4/14
XC25BS8
Series
ELECTRICAL CHARACTERISTICS
Recommended Operating Conditions: XC25BS8050xx (4 multiplication, Input 3MHz (TYP.)) 3.3V (TYP.)
Tested below Ta=25 C
O
PARAMETER Supply Voltage 3.3V Input Frequency Multiplier Ratio Output Frequency Load Capacity
(*3)
SYMBOL VDD fCLKin N/M fQ0 CL tSTART
CONDITIONS 3.3V (TYP.) operation
(*1)
MIN. 2.97 2.000 4 8.000 0.05
MAX. 3.63 18.500 74.000 15 20
UNITS V MHz MHz pF ms
Typical value is shown (*1)
(*1)
Output Start Time (*2)(*3)
NOTE:
fCLKin2.000MHz
*1: The values are measured when a capacitor CIN=0.1F is connected between VDD and VSS pins, between LFP and VSS pins
a capacitor C1=0.1F is connected
*2: It is a time to get stable output signal from Q0 pin after the CE pin is turned on while applying supply voltage to the VDD pin and applying the input signal to the CLKin pin. *3: Values indicated are design values which are not guaranteed 100%.
DC Characteristics: XC25BS8050xx (4 multiplication, Input 3MHz (TYP.)) 3.3V (TYP.)
PARAMETER H Level Input Voltage L Level Input Voltage H Level Input Current L Level Input Current H Level Output Voltage L Level Output Voltage Supply Current 1 Supply Current 2 CE H Level Voltage CE L Level Voltage CE Pull-Down Resistance 1 CE Pull-Down Resistance 2 Output Off Leak Current SYMBOL VIH VIL IiH IiL VOH VOL IDD1 IDD2 VCEH VCEL Rdn1 Rdn2 IOZ CE= VDD CE= 0.1*VDD VDD=3.63VCE= 0.0V VCLKin=VDD-0.3V VCLKin=0.3V VDD=2.97VIOH=-4mA VDD=2.97VIOL= 4mA VDD=3.63VCE= 3.63V VDD=3.63VCE= 0.0V CONDITIONS MIN. 2.70 -3.0 2.38 2.70 0.1 5 TYP. 5.0 0.6 30 MAX. 0.60 3.0 0.45 10.0 10 0.45 1.2 60 10 UNITS V V A A V V mA A V V M k A
Ta=25
CIRCUIT
NOTE: TEST CONDITION: VDD=3.0V, fCLKin=3MHz, C1=0.1F, Multiplier ratio=4, No load
AC Characteristics: XC25BS8050xx (4 multiplication, 3MHz(TYP.)) 3.3V (TYP.)
PARAMETER Output Rise Time Output Fall Time
(*1) (*1)
Ta=25
SYMBOL tR tF Duty tJ1 tJ
(*1) (*1)
CONDITIONS (20% ~ 80%) (20% ~ 80%) 1 (Output Period) Peak to Peak (Output Tracking)
MIN. 45 -
TYP. 4.0 4.0 50 45 8.0
MAX. 8.0 8.0 55 -
UNITS ns ns ps ns
CIRCUIT
Output Signal Duty Cycle (*1) PLL Output Signal Jitter 1 PLL Output Signal Jitter 2
NOTE:
TEST CONDITION: VDD=3.3V, fCLKin=3MHz, C1=0.1F, Multiplier ratio=4, CL=15pF *1: Values indicated are design values, which are not guaranteed 100%.
5/14
XC25BS8Series
ELECTRICAL CHARACTERISTICS (Continued)
Recommended Operating Conditions: XC25BS8025xx (256multiplication, Input 44.1kHz (TYP.)) 5.0V (TYP.)
Tested below Ta=25 C
O
PARAMETER Supply Voltage 5.0V Input Frequency Multiplier Ratio Output Frequency Load Capacity (*3) Output Start Time
NOTE:
(*2)(*3)
SYMBOL VDD fCLKin N/M fQ0 CL tSTART
CONDITIONS 5.0V (TYP.) operation
(*1)
MIN. 4.50 32.000 256 8.693 0.05
MAX. 5.50 48.000 96.075 15 20
UNITS V kHz MHz pF ms
Typical value is shown (*1)
(*1)
fCLKin32.000kHz
*1: The values are measured when a capacitor CIN=0.1F is connected between VDD and VSS pins, between LFP and VSS pins.
a capacitor C1=0.1F is connected
*2: It is a time to get stable output signal from Q0 pin after the CE pin is turned on while applying supply voltage to the VDD pin and applying the input signal to the CLKin pin. *3: Values indicated are design values which are not guaranteed 100%.
DC Characteristics: XC25BS8025xx (256 multiplication, Input 44.1kHz (TYP.) ) 5.0V (TYP.)
PARAMETER H Level Input Voltage L Level Input Voltage H Level Input Current L Level Input Current H Level Output Voltage L Level Output Voltage Supply Current 1 Supply Current 2 CE H Level Voltage CE L Level Voltage CE Pull-Down Resistance 1 CE Pull-Down Resistance 2 Output Off Leak Current SYMBOL VIH VIL IIH IIL VOH VOL IDD1 IDD2 VCEH VCEL Rdn1 Rdn2 IOZ CE= VDD CE= 0.1*VDD VDD=5.50VCE= 0.0V VCLKin=VDD-0.5V VCLKin=0.5V VDD=4.50VIOH=-8mA VDD=4.50VIOL= 8mA VDD=5.50VCE= 5.50V VDD=5.50VCE= 0.0V CONDITIONS MIN. 4.00 -5.0 3.60 4.00 0.1 2 TYP. 6.5 0.4 20 MAX. 1.00 5.0 0.65 13.0 20 1.00 0.8 40 10 UNITS V V A A V V mA A V V M k A
Ta=25
CIRCUIT
NOTE: TEST CONDITION: VDD=5.0V, fCLKin=44.1kHz, C1=0.1F, Multiplier ratio=256, No load
AC Characteristics: XC25BS8025xx (256 multiplication, Input 44.1kHz (TYP.)) 5.0V (TYP.)
Ta=25
PARAMETER Output Rise Time Output Fall Time
(*1) (*1)
SYMBOL tR tF Duty tJ1 tJ
(*1) (*1)
CONDITIONS (20% ~ 80%) (20% ~ 80%) 1 (Output Period) Peak to Peak (Output Tracking)
MIN. 45 -
TYP. 2.5 2.5 50 20 18.0
MAX. 5.0 5.0 55 -
UNITS ns ns ps ns
CIRCUIT
Output Signal Duty Cycle (*1) PLL Output Signal Jitter 1 PLL Output Signal Jitter 2
NOTE:
TEST CONDITION: VDD=5.0V, fCLKin=44.1kHz, C1=0.1F, Multiplier ratio=256, CL=15pF *1: Values indicated are design values, which are not guaranteed 100%.
6/14
XC25BS8
Series
NOTE ON USE
(1) Please use this IC within the stated absolute maximum ratings. The IC is liable to malfunction should the ratings be exceeded. (2) The series is an analog IC. Please use a 0.01F to 0.1F of a by-pass capacitor. (3) The constant of the LPF element of this IC is preset. Always use the capacitance value (=0.1F) specified by us for the external ceramic capacitor (C1) for LPF. Operating this IC with a capacitor of the wrong capacitance will cause erroneous operation. (4) Rq0 shown in the Typical Application Circuit is a matching resistor. The use is recommended in order to counter unwanted radiations. (5) Please place the by-pass capacitor and the matching resistor as close to the IC as possible. The IC may not operate normally if the by-pass capacitor is not close enough to the IC. Further, the unwanted radiation may occur between the resistor and the IC pin if the matching resistor is not close enough to the IC. (6)When the CE pin is not controlled by external signals, it is recommended that a time constant circuit of R1=1k xC2 = 0.1F be added for stability. (7) With this IC, output is achieved by dividing and multiplying the reference oscillation by means of the PLL circuit. In cases where this output is further used as a reference oscillation of another PLL circuit, it may be that the final output signal's jitter increases; therefore, all necessary precautions should be taken to avoid this. (8) It is recommended that a low noise power supply, such as a series regulator, be used as the series' supply voltage. Using a power supply such as a switching regulator may enlarge the jitter, which in turn may lead to abnormal operation. Please confirm its operation with the actual device. (9) For operating the IC normally, please take procedures below when applying voltage to the series' input pin: 1) Apply power source while the CE pin is "L" level with no clock input (high-Impedance or "L"), 2) Input the clock, 3) At least 100s after applying clock input, change the CE pin into "H" level and then to enable. The IC has to be started by inputting the clock once the power rises completely. The CE pin, then, should be enabling. If the CE pin becomes enable and the clock is inputted before the power rises completely, an internal reset circuit does not operate normally which may cause to generate extraneous frequency.
eg.)Matching Resistance Rq0 and Device for Time constant circuit (R1,C2are connected, Package: SOT-26W
7/14
XC25BS8Series
NOTE ON USE (Continued)
Instructions on Pattern Layout
1. In order to stabilize VDD voltage level, we recommend that a by-pass capacitor (CIN) be connected as close as possible to
the VDD and VSS pins. 2. Please mount the low pass filter capacitor C1(=0.1F) as close to the IC as possible. 3. Make the pattern as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance. 4. Make sure that the VSS (GND) traces are as thick as possible, as variations in ground potential caused by noise may result in instability of this product.
< Reference pattern layout > * We prepare the evaluation board PCB, which is designed by the below layout pattern.
1. SOT-26W Reference Pattern Layout
2. USP-6C Reference Pattern Layout
QO
CL CIN
CE
VDD VSS
C1
CLK
TOREX XC25BS8
8/14
IC
XC25BS8
Series
TEST CIRCUIT
Determination, etc of output frequency and duty Duty
Operating Supply Voltage H Level Input Voltage L Level Input Voltage CE "H" Level Voltage CE "L" Level Voltage Output Rise Time Output Fall Time Output Signal Duty PLL Output Signal Jitter 1 PLL Output Signal Jitter 2
CE
Determination, etc of CE input voltage
H Level Input Current L Level Input Current
H Level Output Voltage L Level Output Voltage
VDD
pulse
Checking output waveform When measuring VOL: turn the switch on to R1 When measuring VOH: turn the switch on to R2
Q0 CE
R2
SW
CLKin VSS LPF
R1
Input CLK in
C1
When measuring VOH Q0 output waveform
When measuring VOL Q0 output waveform
9/14
XC25BS8Series
TEST CIRCUIT (Continued)
Supply Current 1 Supply Current 2
A
pulse Input CLK in
VDD CLKin VSS
Q0
SW="H" IIDD1 DDI SW="H": measurement SW="L" : IDD2 SW="L" measurement IDD2
LPF
CE
SW="L" C1
CE Pull-Down Resistance 1 CE Pull-Down Resistance 2
Measuring IRdn1 Rdn1=VDD / IRdn1 Measuring IRdn2 Rdn2=(0.1 x VDD) / IRdn2
Output Off Leak Current
VDD Q0 A CE VSS
LPF
CLKin
C1
10/14
XC25BS8
Series
AC CHARACTERISTICS TEST WAVEFORM
1) Output Rise Time, Output Fall Time
Output Waveform
DUTY Test Level Q0 Output Signal Waveform
tR
2) Duty Cycle
Output Waveform
tF
Q0 Output Signal
Duty Cycle Measurement Level DUTY
Duty Cycle =(TW / T)x100%
3) Output Start Time
CE Input Signal Waveform
tSTART
Q0 Output Signal Waveform
11/14
XC25BS8Series
TYPICAL PERFORMANCE CHARACTERISTICS
Synchronous Output Frequency vs. Supply Voltage
XC25BS8001xx (610 multiplication, Input 15kHz(TYP.))
XC25BS8001N/M=610Q0 vs VDD
30 25 Q0MH 20 15 10 5 0 2.0 2.5 3.0 3.5 4.0 4.5 VDD(V) 5.0 5.5 6.0
25 -40 MIN_Q0 85 MAX_Q0
12/14
XC25BS8
Series
PACKAGE INFORMATION
SOT-26W USP-6C
(unit : mm)
2.90.2 0.4
+0.1 -0.05
6
5
4
00.1 1.80.2 2.80.2
1
(0.95)
2
1.90.2
3
0.15 -0.05
+0.1
1.10.1
1.3MAX
SOT-26W Package
MIN0.1
* No. 1 pin is wider than the other pins. Soldering fillet surface is not formed because the sides of the pins are not plated.
USP-6C Reference Pattern Layout
USP-6C
USP-6C Reference Metal Mask Design
13/14
XC25BS8Series
1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date. 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet. 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet. 4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user. (e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.) 5. Please use the products listed in this datasheet within the specified ranges. Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives. 6. We assume no responsibility for damage or loss due to abnormal use. 7. All rights reserved. No part of this catalog may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.
14/14


▲Up To Search▲   

 
Price & Availability of XC25BS8051ER-G

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X